I. INTRODUCTION
T HE general scheme of an active power factor corrector (PFC) controlled by an analog multiplier, which is the most widely used circuitry to control converters of this type, is shown in Fig. 1 . The standard design of the output-voltage feedback loop shown in this figure implies low ripple on the control signal v A to avoid line current distortion [1] , [2] . However, this design causes low bandwidth in the output-voltage feedback loop, which limits the transient response of the PFC [2] , [3] . To achieve a faster transient response, the bandwidth of the voltage-loop compensator A R must be relatively high 0093-9994/$26.00 © 2010 IEEE [2] , [3] ; consequently, considerable voltage ripple appears on the control signal v A [ Fig. 1(b) ]. Although some solutions have been proposed to cancel this voltage ripple while conserving a fast response [3] - [11] , their implementations are not easy in the case of low-cost PFCs. Thus, the easiest way to achieve a fast response is to allow the aforementioned ripple to be present on v A [12] by using a standard compensator [such as the one shown in Fig. 1(c) ] designed to have a relatively wide bandwidth.
As given in [12] , the line current distortion due to the voltage ripple on v A has a limited effect on the compliance with EN 61000-3-2 regulations. It should be noted that these regulations only impose the condition that the harmonic content of the line current must be lower than the limits imposed by them. As a consequence of this, many authors have introduced PFC topologies with nonsinusoidal (but with limited harmonics) line current waveforms [13] - [20] .
With an appreciable ripple on the control voltage v A , both the static [21] and dynamic [22] behaviors of the PFC vary in relation to that corresponding to design A R with low bandwidth. An average small-signal model was developed in [22] to study this dynamic behavior. Taking into account this model, the main objective of this paper is to determine the maximum bandwidth that a PFC with a standard compensator can attain. This maximum bandwidth must be compatible with two very important requirements of any PFC:
• The PFC must comply with EN 61000-3-2 regulations [23] , [24] .
• The PFC must be stable, and its phase margin must be reasonable (e.g., greater than 45 • ).
II. REVIEWING THE STATIC AND DYNAMIC BEHAVIORS OF PFCs WITH AN APPRECIABLE RIPPLE IN THE OUTPUT-VOLTAGE FEEDBACK LOOP
The voltage and the current at the input of the power stage shown in Fig. 1 can be written as follows:
where v gp is the peak value of v g (ω L t), ω L is the line angular frequency, K M is a constant determined by the controller, and v A (t) is the voltage at the compensator output. This voltage can be rewritten as follows:
where v Adc is the dc component of v A (t), v Aac (t) is its ac component, v Aacp is the amplitude of v Aac (t), and φ L is its phase-lag angle as given in Fig. 1(b the ac component of v A (t). This is because the only significant harmonic in the voltage ripple across the bulk capacitor C B is the one of twice the line frequency (second harmonic), the remaining harmonics having been considerably filtered by this capacitor [21] . The relative value of the voltage ripple on v A (t) is defined as follows:
Therefore, the voltage ripple can be defined by means of only two parameters: its amplitude v Aacp and its phase-lag angle φ L . As the voltage ripple amplitude can be related to v Adc through k (5), then v Adc , k, and φ L fully define the normalized state of the control variable v A (t).
As a consequence of having voltage ripple on the control signal v A (t), all the static [21] and dynamic [22] electrical quantities of the PFC vary in relation to those corresponding to the standard design case [25] , i.e., with a control signal with no ripple. In fact, the control signal v A (t) is defined by three quantities:
• one "desired" control variable, i.e., v Adc , which is the only existing control variable in standard designs (with a control signal with no ripple [25] ).
• two "parasitic" control variables, i.e., v Aacp and φ L , which define the voltage ripple on v A (t).
The "desired" control variable determines a "desired" feedback loop, whereas the "parasitic" control variables determine a "parasitic" feedback loop with two different branches (see Fig. 2 ) corresponding to the amplitude of the voltage ripple v Aacp and its phase-lag angle φ L . As the parasitic feedback loop corresponds to the voltage component with twice the line frequency, the gain of the compensator A R at 2ω L determines the values of v Aacp and φ L through A R2ωL and φ R2ωL , which are the magnitude and the phase-lag angle, respectively, of A R at twice the line frequency.
Another important consequence of having voltage ripple on v A (t) is that the current injected by the power stage into the Fig. 1(a) ] is also different in this case. From [21] , the dc component of i o is
whereas the component of twice the line frequency has an amplitude
and a phase-lag angle
These quantities (i odc , i o2p , and φ io2 ) are of primary concern in the modeling of a PFC with voltage ripple on v A (t) because they determine its static and dynamic behaviors. The outputvoltage ripple amplitude and its phase-lag angle can be easily calculated from (7) and (8), i.e.,
where v o2p and φ vo2 are, respectively, the amplitude and the phase-lag angle of the voltage ripple component of twice the line frequency, and φ RLCB ≈ π/2 is the phase-lag angle of the C B − R L output cell at twice the line frequency. Moreover, the evaluation of the gain (magnitude and phase) of the outputvoltage feedback loop at the ripple frequency [21] yields [see Figs. 1(a) and 2]
where A R2ωL and φ R2ωL are the magnitude and the phaselag angle of A R at twice the line frequency (i.e., 2ω L ), respectively. Moreover, the value of φ L can be found from (12) after using some trigonometric relationships and taking into account (5), i.e.,
The notation used in the following modeling process is the usual one, i.e., capital letters have been used to describe steadystate quantities, while lowercase letters with hats have been employed for the perturbations of the same quantities.
Static Behavior
The amplitude of the relative output-voltage ripple can be easily calculated taking into account the steady state of v o and v o2p given in (6) and (9), i.e.,
where K and Φ L are the steady-state values of k and φ L , respectively. Moreover, the steady-state versions of (11) and (12) allow us to determine the gain (magnitude and phase-lag angle) of the error amplifier at 2ω L (i.e., A R2ωL and φ R2ωL ) from the given values of K and Φ L , as follows:
As previously mentioned, the voltage ripple on the control signal v A causes line current distortion at the input of the PFC. From (2)-(6), the steady-state value of the current at the input of the power stage, i.e., i g (ω L t), and of the line current, i.e., i gL (ω L t) [see Fig. 1(a) ], can be easily calculated, i.e.,
Equation (18) shows that the steady-state value of the input current only has components of ω L and 3ω L . After applying some trigonometric relationships, the amplitude of its first and third harmonic can be easily calculated, i.e.,
Moreover, the RMS value of the line current in the steady state will be
Equations (19)- (21) are of primary concern to determine compliance with the regulations regarding line current distortion.
Dynamic Behavior
The average small-signal model of a PFC with appreciable voltage ripple in the output-voltage feedback loop was obtained in [22] following a similar process to that proposed in [25] . However, the process followed in the present case has taken into account the influence of the variations (perturbations) of not only v Adc but also of v Aacp and φ L in the modeling process. The first stage of the modeling process is to perturb both the dc and ac components of the current injected into the output C B − R L cell given by (6) and (7), i.e.,
where the value of the partial transfer function G x is shown in Table I . The perturbed values of the dc component of the output voltage v o are related to the perturbed value of i odc through the following:v (24) and the perturbations of the output-voltage ripple are related to the perturbed value of i o2p through the impedance of the output C B − R L cell at twice the line frequency, i.e.,
Moreover, the variations of v o2p and v Aacp are related by the feedback loop through (11) , and the variations of v Adc , v Aacp , and φ L are related to each other through (13), i.e.,
The relationships obtained between all the perturbed quantities can be summarized in the block diagram shown in Fig. 3 . As this figure shows, a "parasitic" feedback loop (with several branches) appears. However, this complex block diagram can be reduced to a simpler one, as in Fig. 4 [22] . The values of the main functions shown in this figure are given in Table II.  As this table shows, Table II ). Similarly, the dimensionless parameter σ determines the transfer function between the input and output voltages.
The values of μ for different values of K and Φ L are given in Fig. 5 . As this figure shows, μ becomes 1 when the relative ripple K is zero; in this case, the model thus obtained coincides with that obtained in [25] for PFCs with no ripple on v A . The maximum value of μ is 1.33 (corresponding to K = 1 and Φ L = 90
• ), whereas the minimum value of μ is 0.66 (corresponding to K = 1 and Φ L = −24.8
• ). 
Modeling With Line Voltage Feedforward
The steady-state value of the average input power processed by the PFC shown in Fig. 1(a) can be easily calculated from (1)-(5) as follows: As this equation shows, the value of V Adc strongly depends on the value of V gp for a given average input power. Due to this fact, the value of G vAdc (s) (see Table II ) will vary when the line changes (e.g., from the values corresponding to the minimum American line voltage to the maximum European one, in the case of the universal line voltage). As is very well known [2] , this problem can be overcome by adding an additional loop (see Fig. 6 ), which is a feedforward loop. Therefore, in this case, (2) becomes
where K M is a new constant determined by the controller [as in the case of K M in (2)], and v F F is the voltage coming from the rectified line voltage after passing through a low-pass filter to obtain its average value. This filter is assumed to remove all the ac components: Therefore, the steady-state values of v F F and of the peak value of the line voltage (i.e., v gp ) are related as follows:
The only difference between (2) and (29) 
appears in the denominator of the input current equation instead of K M . As all the partial transfer functions can be expressed without using K M , all of them retain the values given in Table I when line voltage feedforward is used. However, some differences arise due to the dynamics associated with the lowpass filter. Thus, (6) and (7) become
After perturbing these equations and bearing in mind that the value of v F F can also be perturbed, we obtain
where
with the rest of the partial transfer function G x being the same as those shown in Table I . Comparing the values of G FF1 , G 1 , G FF2 , and G 7 and taking into account (30), (35) and (36) become
Moreover, the perturbations of v gp and v F F are related through the average-to-peak conversion ratio of a half-sinusoid (i.e., 2/π) and the low-pass filter transfer function (i.e., F LP (s)) as follows:v
Substituting (37)- (39) in (33) and (34), we obtain
Therefore, the block diagram shown in Fig. 3 is also valid for the case of having line voltage feedforward if we replace G 1 and G 7 with G 1 (s) and G 7 (s), respectively. As the transfer function of the low-pass filter at dc is 1 [i.e., F LP (0) = 1], then G 1 (0) = 0 and G 7 (0) = 0, which means that the feedforward cancels the influence of the line voltage over the output voltage in steady-state conditions. On the other hand, when the peak value of the line voltage varies relatively fast, then The reduction of the block diagram shown in Fig. 3 to obtain the one shown in Fig. 4 is also valid in this case. The only change in the values of the final blocks given in Table II corresponds to the transfer function G vg (s), whose value is now
This final transfer function also shows that the line voltage feedforward will cancel slow line voltage variations [F LP (s) ≈ 1] and that it will not cancel fast line voltage variations
III. CLOSING THE OUTPUT-VOLTAGE FEEDBACK LOOP
Once the average small-signal model is known, the next step is to close the feedback loop. Let us assume a standard compensator such as the one shown in Fig. 1(c) (PI with one additional pole), the transfer function of which is
The zero defined by ω Az is usually chosen to minimize the dc error in V o , and its angular frequency is much lower than the angular frequency of the main error amplifier pole ω Ap (e.g., ω Az = ω Ap /50, as shown in Fig. 7 ). This means that the behavior of A R at frequencies around the crossover frequency of the voltage feedback loop will be dominated by A Rm and ω Ap . Thus, we can approximate A R (s) as follows:
Therefore, the loop gain will be
The magnitude and the phase-lag angle of T (s) in the frequency domain will be
The Bode plots corresponding to the transfer function between the output voltage v o and the control voltage v A (i.e., G vAdc (s)) are given in Fig. 8(a) , whereas Fig. 8(b) shows the Bode plots corresponding to T (s). As this figure shows, (46) can be used instead of (45) to determine the loop stability because both equations coincide near the crossover frequency ω 0 .
Also, in the frequency domain, the magnitude and the phaselag angle of A R (s) at twice the line frequency (see Fig. 7 ) can be easily calculated from (46), i.e.,
Taking into account (15) and (50), (48) becomes
Moreover, the value ω Ap can now be calculated from (16) and (51) after taking into account some trigonometric relationships, i.e.,
Finally, from the definition of crossover angular frequency (ω 0 ) and phase margin (φ m ), we obtain [see Fig. 8(b) ] We now have a system of eight simultaneous equations [i.e., (14) , (15) , (50), (53) (54) and (55), and the definitions of μ and ω P in Table II ], eight known parameters (i.e., the line angular frequency ω L , the load resistance R L , the output voltage V o , the gain of output-voltage sensor β, the desired dc value of the control voltage V Adc , the desired phase margin φ m , the desired crossover angular frequency ω 0 , and the desired relative output ripple r v ), and eight unknown variables (K, Φ L , μ, A R2ωL , A Rm , ω Ap , ω P , and C B ). Therefore, the design of the voltage feedback loop can now be carried out.
After solving the aforementioned system of simultaneous equations using Mathcad, we obtain the plots given in Fig. 9(a) and (b). The former shows the required values of K as a function of both the desired phase margin φ m and the desired normalized crossover frequency ω 0 /ω L , whereas the latter shows the required values of Φ L also as a function of the desired values of both φ m and ω 0 /ω L . Both figures show that the maximum crossover frequency with a reasonable phase margin is always around 1.5ω L because K must always be smaller than 1 (this is because the instantaneous value of v A cannot be negative). In summary, the plots shown in Fig. 9 allow us to calculate the values of K and Φ L as a function of the desired feedback-loop crossover frequency and phase margin.
The normalized values of the error amplifier pole ω Ap /ω L and the dc gain A Rm as a function of both the phase margin φ m and the normalized crossover frequency ω 0 /ω L are given in Fig. 10 . These plots allow us to calculate the compensator needed for the desired feedback-loop crossover frequency and phase margin.
Although we have already obtained the information to determine the compensator needed to guarantee a desired crossover frequency (i.e., a desired PFC bandwidth ω 0 ) with a reasonable degree of stability (i.e., a desired φ m ), the design procedure is still not complete. This is because the line-current harmonic content corresponding to the values of K and Φ L obtained from Fig. 9 has not yet been checked. In fact, this harmonic content should be low enough to guarantee either reasonable values of the power factor (PF) and of the total harmonic distortion (THD) or compliance with any regulation regarding low-frequency line harmonics.
The relationship between the control signal ripple (i.e., K and Φ L ) and the harmonic content (i.e., PF and THD) can be easily obtained from (19) - (21) and (28), particularly bearing in mind that the only significant line harmonic is the third one, i.e.,
From the relationships shown in Fig. 9 between the control signal ripple (i.e., K and Φ L ) and the feedback-loop behavior (i.e., ω 0 /ω L and φ m ) and from (56) and (57), we can easily obtain the plots shown in Fig. 11 , where the PF and the THD are given as functions of the behavior of the feedback loop.
Although knowledge of the values of the PF and the THD as functions of the desired ω 0 /ω L and φ m values is very interesting, it is of greater interest to establish the relationships between these desired feedback-loop values and current regulations regarding the harmonic content in the line, i.e., EN 61000-3-2 regulations [23] , [24] . 
IV. COMPLYING WITH EN 61000-3-2 REGULATIONS
As is very well known, any piece of equipment can be classified into four classes according to EN 61000-3-2 regulations:
Class A
For equipment classified as belonging to Class A, the limit for the third harmonic is 2.3 A RMS when the line voltage is 230 V RMS. Note that this limit is an absolute value and does not depend on the power handled by the piece of equipment. The peak value of the third harmonic (the only significant line harmonic when there is ripple of twice the line frequency on the control signal v A ) is given by (20) . Taking into account (28), this equation can be rewritten as follows:
The maximum power compatible with the regulations for Class A can be easily calculated by substituting the peak values of aforementioned RMS current and voltage values (2.3 A RMS and 230 V RMS) in (58), i.e.,
The plot given in Fig. 12(a) was obtained from the relationships between the control signal ripple (i.e., K and Φ L ) and the feedback-loop behavior (i.e., ω 0 /ω L and φ m ). As this figure shows, a PFC classified as Class A can process up to about 1 kW with a crossover frequency of 75 Hz (European line) or 90 Hz (American line) and with a phase margin of around 60
• . This power increases to more than 2.5 kW if the crossover 
Class B
In this case, the limits for each harmonic are also absolute values, which means that they do not depend on the power processed by the PFC. The only difference in relation to Class A is that these limits are slightly higher. Thus, the limit for the third harmonic is 3.45 A RMS when the line voltage is 230 V RMS. The maximum power compatible with EN 61000-3-2 in Class B equipment can be easily calculated by following the same procedure as for Class A, i.e.,
The relationships between the control signal ripple and the feedback-loop behavior lead to the plot given in Fig. 12(b) . In this case, the PFC can process up to about 1.5 kW with a crossover frequency of 75 Hz (European line frequency) or 90 Hz (American line frequency), with a phase margin of 60
• . This power increases to more than 3.6 kW when the crossover frequency coincides with the line frequency, and the phase margin is likewise 60
• .
Class C
In this class, the limit imposed on the RMS value of the third harmonic depends on the PF and on the RMS value of the first harmonic as follows: After substituting (19) , (20), and (57) in (61), we obtain
The relationships between the control signal ripple and the behavior of the feedback loop lead to the plot given in Fig. 13 . As this figure shows, compliance in Class C equipment is slightly more difficult. Thus, if a phase margin of around 60
• is desired, then the maximum crossover frequency is about 62 Hz (European line) or 74 Hz (American line), regardless of the power processed by the PFC.
Class D
As regards Class D equipment, compliance is not possible only when −π/2 < Φ L < −π/4 and 1 > K > 0.878 at the same time [21] . As this set of values of Φ L and K is not attainable using a standard compensator, compliance is, thus, always guaranteed.
V. DESIGN EXAMPLES
To illustrate the use of the plots given in Figs. 9-13 for the design of fast-response PFCs, several design examples are presented in this section.
Design Example 1
Design a PFC with r v2 = 1%, φ m = 70
• , PF ≥ 0.9, THD ≤ 20, and an overall bandwidth as high as possible. In this case, the more restrictive case is THD ≤ 20, which corresponds to ω 0 /ω L = 0.95 [see Fig. 11(b) ] instead of the case of PF ≥ 0.9, which corresponds to ω 0 /ω L = 1.24 [see Fig. 11(a) ]. Therefore, the maximum bandwidth attainable in these conditions is ω 0 = 0.95ω L , which means 47.5 Hz in the case of the European line and 57 Hz in the case of the American line. Also, from Fig. 11(a) , the value of the PF is 0.963. According to Fig. 10(a) • ). Moreover, if the PFC is used in a piece of equipment classified as Class A, the maximum power processed by the PFC compatible with the regulations will be P g max = 2.59 kW [from Fig. 12(a) ], whereas if it is classified as Class B, this maximum power will be determined by the limit of application of the EN 61000-3-2 regulation (i.e., 3.68 kW). The obtained values of K and Φ L satisfy (62) (i.e., 0.212 > 0.147), which means that this PFC also complies with the regulations for Class C. Of course, it also complies in the case of Class D equipment, like any PFC with the standard proposed compensator. Finally, the main waveforms (for the design in the case of Class A) and the Bode plots of the overall feedback loop are given in Fig. 14(a) .
Design Example 2
Design a 1.5-kW Class A PFC with r v2 = 5%, φ m = 60
• , and an overall bandwidth as high as possible. In this case, the value of ω 0 /ω L can be obtained from • , respectively. The obtained values of K and Φ L do not satisfy (62) (i.e., 0.212 < 0.263), which means that this PFC does not comply with the regulations for Class C equipment. Finally, the main waveforms and the Bode plots of the overall feedback loop are given in Fig. 14(b) .
Design Example 3
Design a 2-kW Class A PFC with r v2 = 1%, φ m = 70
• , and an overall bandwidth as high as possible, and taking into account the fact that the maximum value of K is limited to 0.4 due to the actual characteristics of the controller used. In this case, the more restrictive limit is the one imposed on K [which implies ω 0 /ω L = 0.89; Fig. 9(a) ] since the limit imposed by the power processed by the PFC leads to a higher Fig. 12(a) ]. Therefore, the maximum bandwidth attainable in these conditions is ω 0 = 0.89ω L , which means 44.65 Hz in the case of the European line and 53.58 Hz in the case of the American line. From Fig. 11(a) , the value of the PF is 0.971, whereas the THD is 18.2% [ Fig. 11(b) ]. The compensator parameters obtained from • . The maximum power that the PFC could process that is compatible with the regulations would be P g max = 2.875 kW [from Fig. 12(a) ], which is higher than the actual converter power. Finally, the main waveforms and the Bode plots of the overall feedback loop are given in Fig. 14(c) .
Design Example 4
Design a 500-kW Boost PFC, Universal line voltage, 400-V output voltage, compliance with the EN 61000-3-2 regulations in the four classes, with r v2 = 1%, φ m = 60
• , and overall bandwidth as high as possible, and taking into account the fact that the maximum value of K is limited to 0.75 due to the actual characteristics of the controller used. In this case, the more restrictive limit is the one imposed by Class C of the regulations (ω 0 /ω L = 1.24; from be seen from the latter figure, the line harmonics are always below the limits imposed by EN 61000-3-2 for the four classes. Due to the fact that ω o /ω L = 1.2 and φ m = 60
• , the harmonic content is near the limit imposed by the regulations for Class C equipment (see Figs. 13 and 17) . Finally, some simulated results obtained using PSPICE are shown in Fig. 18 , where they are compared with the results obtained according to the model developed in [22] and used here to close the outputvoltage feedback loop. The simulated circuit is the one used in [21] for the same purpose. Each waveform was obtained for a specific value of ω 0 /ω L , φ m , and r v2 and always when the line voltage is 230 V. Also, in these cases, the simulated and predicted results fit very well.
VII. CONCLUSION
When a PFC is designed with a relatively wide bandwidth compensator in the output-voltage feedback loop, its behavior is different from that obtained with a narrow-bandwidth compensator. This is because of the influence of the voltage ripple that is present on the control signal. The design of the PFC outputvoltage feedback loop determines its final dynamic behavior, which can be optimized to achieve the maximum bandwidth compatible with compliance with existing regulations regarding the injection of line harmonics and with converter stability. The design of this feedback loop has been approached in this paper. The results obtained show that the maximum crossover frequency attainable by a PFC with a standard compensator and compatible with a reasonable value of the phase margin (around 60
• ) is about 1.5 times the line frequency (i.e., 75 Hz in the case of the European line frequency and 90 Hz in the American case). This is also the actual limit for Class D equipment (power < 600 W). For Classes A and B equipment, the maximum crossover frequency (for a given phase margin) depends on the power processed by the PFC (see Fig. 12 ). However, the actual maximum crossover frequency attainable in Class C equipment does not depend on the power and is lower than that corresponding to Classes A, B, and D. It is, thus, about 1.25 times the line frequency for a phase margin of 60
• , as Fig. 13 shows. Finally, the design procedure presented in this paper has been verified by both simulation and experimental results.
